

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

Substitute for form 1449B/PTO

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**

(use as many sheets as necessary)

Sheet 1 of 1**Complete if Known**

Application Number	09/784,419
Filing Date	February 15, 2001
First Named Inventor	Cao, Jun
Art Unit	2633
Examiner Name	Christina Y. Leung
Attorney Docket Number	019717-001210US

COPY OF PAPERS
ORIGINALLY FILED
JUL 19 2002

U.S. PATENT DOCUMENTS


Examiner	Cite No. ¹	Document Number Number Kind Code ² (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
DP	AA	US-4,535,459	08-13-1985	Hogge, Jr.	
DP	AB	US-5,301,196	04-15-1994	Ewen et al.	
DP	AC	US-09/955,693	filed 09-18-2001	Jun Cao	

FOREIGN PATENT DOCUMENTS

Examiner Initials*	Cite No. ¹	Foreign Patent Document Country Code ³ Number ⁴ Kind Code ⁵ (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T ⁶
	AD					
	AE					

OTHER PRIOR ART -- NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
DP	AF	C.R. HOGGE, JR., "A Self Correcting Clock Recovery Circuit", IEEE Journal of Lightwave Technology, vol. LT-3, no. 6, December 1985	
	AG	E. MULLNER, "A 20 Gb/s Parallel Phase Detector and Demultiplexer Circuit in a Production Silicon Bipolar Technology with fT=25 GHz", Proc. IEEE BCTM, pp. 43-45, Oct. 1996	
	AH	M. RAU et al., "Clock/Data Recovery PLL Using Half-Frequency Clock", IEEE Journal of Solid-State Circuits, vol. 32, no. 7, July 1997	
	AI	K. NAKAMURA et al., "A 6 Gb/s CMOS Phase Detecting DEMUX Module Using Half-Frequency Clock", IEEE 1998 Symposium on VLSI Circuits Digest of Technical Papers	
	AJ	M. WURZER et al., "40-Gb/s Integrated Clock and Data Recovery Circuit in a Silicon Bipolar Technology", IEEE BCTM 8.1, 1998	
	AK	JAFAR SAVOJ et al., "A 10-Gb/s CMOS Clock and Data Recovery Circuit", IEEE 2000 Symposium on VLSI Circuits Digest of Technical Papers	


Examiner
Signature

Date
Considered

2/17/04

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ² Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.
PA 3230200 v1



PTO/SB/08B (10-01)

Approved for use through 10/31/2002. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

Institute for form 1449B/PTO

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**

(use as many sheets as necessary)

Sheet 1 of 1

Complete if Known

Application Number	09/784,419
Filing Date	February 15, 2001
First Named Inventor	Cao, Jun
Art Unit	2633
Examiner Name	Christina Y. Leung
Attorney Docket Number	019717-001210US

U.S. PATENT DOCUMENTS

Examiner	Cite No. ¹	Document Number Number Kind Code ² (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
DP	AA	US-6,121,804	09-19-2000	Bryan et al.	

FOREIGN PATENT DOCUMENTS

Examiner Initials*	Cite No. ¹	Foreign Patent Document			Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T ⁶
		Country Code ³	Number ⁴	Kind Code ⁵ (if known)				
DP	AB	PCT	WO 01/06696	/	01-25-2001	Chang et al.		<input type="checkbox"/>
DP	AC	PCT	WO 01/63767	/	08-30-2001	Green		<input type="checkbox"/>

RECEIVED**FEB 11 2003****Technology Center 2600**

Examiner Signature		Date Considered	2/17/04
-----------------------	--	--------------------	---------

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Applicant's unique citation designation number (optional). ² Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.
PA 3282002 v1